Designed and analyzed multiple full adder architectures using simulation tools, improving delay, power efficiency, and accuracy across varied test conditions. Evaluated performance trade-offs, optimized circuit scalability, and documented results to support efficient digital design decisions and engineering analysis processes.